Quantum dot cellular automata is one of the most efficient and emerging technology which mainly deals with the effect of electrons inside the quantum dots, and it is the best alternative technology in the nano level architectural field. In this paper we have designed a 4:1 MUX, which is more efficient and is also superior to the other recent designs. The proposed design includes reduction in cell count, area of the circuit, area of the cells and it improves the accuracy of the output. The results have been analyzed using QCA Designer.
INTRODUCTION
CMOS Technology is approaching its scaling limit. Practically there are lots of limitations in this technology due to frequent variations of parameters in the nano level designs. It has been predicted that because of these limitations this technology is going to saturate within next few years. So there is a need of efficient alternative to CMOS. Quantum Cellular Automata is one of the promising and emerging technology which not only providing a solution at nano-scale, but also offers solutions to the problems that currently CMOS technology is facing [1, 2] . The basic building block of every QCA circuit is majority gate and every QCA circuit can be built using Majority and inverter gate [3] . The Majority Logic is the most important unit in QCA by which we can implement basic Boolean Logic Gates like AND OR; and with the combination of the two (Majority and Inverter) we can implement NAND NOR and other digital complex architecture.
In this paper we propose a new design methodology for a 4:1 Multiplexer. This design can be used in building up more complex MUXes like 8:1 MUX, 16:1 MUX etc. In comparison to the existing designs made so far, this methodology has demonstrated significant improvements. The proposed 4:1 MUX resulted in decrease in total area, cell counts, cell area and input to output delay. The presented design is implemented and justified using QCA Designer software which gives an efficient output. The article is organized as follows, section II presented some preliminary description of QCA. Section III presents discussions on earlier work performed on the multiplexer. The proposed design and its analysis are presented in section IV. Simulation and practical results are presented in section V. Conclusion is offered in section VI. 
DESCRIPTION AND ANALYSIS

QCA Concept
Quantum dot Cellular Automata is a paradigm where we can design nano level circuit. A Quantum dot cellular Automata consists of four charged quantum dots placed at the four corners of a square (cell) [4] . Electrons may move quantum mechanically through the channels, which are between the dots. Each cell have two electrons which are placed diagonally due to Columbic Repulsion and the remaining two quantum dots are vacant. The tunnel helps the electron to move from one corner two other, thus helping in the flow of signal.
There are two possible polarization states i.e. '+1' and '-1' depending on the placement orientation of the two electrons. The cells cannot change its polarity until we apply clock signal [5] .
Figure 1 (a) shows the two possible polarization states of a Quantum dot Cell, a majority Voter Gate and a QCA Inverter. The fundamental logic gate of a QCA is the Majority Voter Gate. A majority voter gate has three inputs; and the output will be equal to the maximum number of same state inputs as illustrated in Figure 1 (b). Let us assume three inputs as A, B and C; then the logic function of majority gate can be represented as M(A, B,C) = AB + BC +CA Logical OR and logical AND functions can be implemented from majority voter gate by pre-setting one of the inputs as '+1' and '-1' respectively [6] [7] [8] .
A QCA inverter helps a signal to compliment and is called a logical NOT gate [9] as shown in Figure 1 
QCA Advantages
1. It is "edge driven" i.e., an input that is brought at the edge of a QCA clock is driven for the output at another edge of the QCA clock.
2. The confined electron within cell takes very small amount of energy to get itself charged from its ground state.
3. In this paradigm no current flows between cells, hence power generation is very negligible.
QCA Clocking
The QCA clocking [5] is accomplished in four stages to modulate the tunnel barriers between the quantum dots.
Stage1: It is called release stage. In this phase the cell electrons try to follow the polarity of the applied input signal.
Stage2: It is called relaxed stage. In this phase all the cells in a clock zone latch. The latched zone acts as input for the next clock zone.
Stage3: It is called switch stage. In this phase the electrons continuously gets energy from the applied clock signal.
Stage4: It is called hold stage. In this phase the electrons gets enough energy to overcome the barrier. In this phase cells are in NULL state.
EARLIER WORK
Article [4] proposed a design for 4:1 multiplexer. In this design the total number of cell used is 166 and four clocks zones are applied. So, total delay is one clock cycle time.
In article [10] , another design of 4:1 multiplexer was introduced with 135 numbers of cells using five clock zones. So, total delay is 1.25 clock cycle time. In article [11] , a design has been implemented for 4:1 multiplexer. This design has 95 numbers of cells and seven clock zones are applied here. So, total delay is 1.75 clock cycle time.
ANALYSIS OF PROPOSED DESIGN
Recent methodologies have shown a lot of improvements in designing a QCA 4:1 multiplexer in terms of number of cells, cell area, total area and delay over their past technology. Our proposed design is much more superior than all the previous designs.
Generally, a 4:1 multiplexer is having 4 inputs (A, B, C and D), two selection inputs (S 0 and S 1 ) and one output F as shown in Figure 3 .
The expression of a 4:1 multiplexer can be written as,
Equation 2, determines our proposed design of QCA 4:1 Multiplexer is composed of 7 majority voter gates and 2 minority voter gates as shown in Figure 4 .
The inputs C and D are complemented before it is applied to the minority voter gates. Both C and D inputs are ORed with the selection input S 1 with a fixed polarization "+1". Both Minority voter gates (F minvc &F minvd ) will give an output which is represented in equation 3 and 4,
The inputs A and B are applied to majority voter gates. Both A and B inputs are ANDed with the selection input S 1 with a fixed polarization "-1". Both the Majority Voter gates (F ma jva &F ma jvb ) will give the outputs which are shown in equation 5 and 6. F ma jva = AS 1 (5)
The outputs of the above Majority voter Gate with input line A and the Minority voter gate with input line C are directly connected to another Majority Voter Gate. The outputs of both the gates are ORed with a fixed polarization "+1". The logical expression of the final output is shown in equation 7.
The outputs of the Majority voter Gate with input line B and the Minority voter gate with input line D are directly connected to another Majority Voter Gate. The outputs of both the gates are ORed with a fixed polarization "+1". The logical expression is shown in equation 8.
Now the above two majority voter gates (F ma jvac &F ma jvbd ) are directly connected to majority voter gates. For the Majority Voter Gate F ma jvac the selection input S 0 is ANDed as the fixed polarization is "-1" and on the other hand F ma jvbd the complement of the selection input S 0 is ANDed keeping the fixed polarization as "-1" . The Logical representations of the two gates (F ma jv1 and F ma jv2 ) are shown in equation 9 and 10 respectively. Table 2 . Comparative study of our proposed design with some previous designs. Finally the above two majority voter Gate are directly connected to another majority voter gate whose third input is a fixed polarization "+1" and generating the output F. The logical expression of the final output is shown in equation 11
In our proposed design we have used 73 number of cells and the circuit area is reduced accordingly. Table 2 demonstrate a comparative study of our proposed design with some recent counter parts. The comparison has been made with the help of five parameters. (1) number of cells happens to be much less in count. The table shows 73 number of cells are there in our proposed design whereas most recent design in article [11] contains 95 number of cells, with 57.78 percent reduction. The table 2 depicts the area reduction to be 38.52 percent while comparing our design with the most recent one. As the cell count has been reduced in our proposed design, the cell area should also be reduced while comparing with the most recent design and the reduction happens to be 45.93 percent. Area usage can be calculated as the area used by the architecture within the total area. When area wastage is less, area usage will increase. In the case of our design, area usage is 14.54 percent greater than the most recent one. Our design has significant improvement in terms of clock delay while compared with the most recent design [11] . But design in article [4] shows less delay as compared to the design in article [11] and equal delay as compared to our proposed designs.
Statistical Analysis
SIMULATION & PRACTICAL RESULTS
QCADesigner version 2.0.3 [12] is used to design our proposed circuit layout. The following parameters are used by default in this software: cell size=18 nm, clock high = 9.800000e-022 J, clock low=3.800000e-023 J, Dot diameter= 5 nm. The circuit layout and simulation results of the proposed Multiplexer are shown in Figure 5 and Figure 6 respectively.
In Figure 5 , the architecture displays seven majority voter and two minority voter gates. A, B, C and D are four signal inputs and S 1 and S 2 are two selection inputs. The output is available at cell F. The internal connectivity among different majority voter gates are already analyzed in section IV. The inpus are applied at clock '0' and outputs are available at clock '3' of the same clock as depicted in Figure 6 .
CONCLUSION
Our proposed design of 4:1 Multiplexer is very simple and efficient which greatly reduces the number of cells, total area and cell area. The area usage has been increased in our proposed design. The clock delay has been reduced if we compare with the most recent design. So it can be concluded that our proposed design is much more superior compared to all the existing designs of 4:1 Multiplexer reported so far. With the help of this proposed design it is possible to implement more complex circuit units.
